MIT Researchers Reveal More Efficient Way To Build Chips Below The 10nm Process

MIT researchers developed a new method that allows the layers of interconnect patterns to "self-assemble" into much finer pattern lines. This new method should make it more cost-effective to go below the 10nm process node, compared to EUV lithography.

from Tom's Hardware http://ift.tt/2nfS1PQ
via IFTTT

Share on Google Plus

About Unknown

This is a short description in the author block about the author. You edit it by entering text in the "Biographical Info" field in the user admin panel.